基本信息
浏览量:242
职业迁徙
个人简介
BS (CS), National University of Singapore, 1991。 BS (CS) with First Class Honors, National University of Singapore,1992。 MS (CS), National University of Singapore, 1996。 PhD (CS), University of California, Los Angeles, 1998。
My research interests lie in the general area of Computer Aided Design (CAD) for Very Large-Scale Integration (VLSI):
Modeling and analysis of large-scale systems;
Design of on-chip communications;
Physical design and synthesis;
Circuit design and synthesis。
Research Projects:
Simulation of nano-scale transistors and wires (with Prof. Venkataramanan Balakrishnan, funded by NASA NCC 2-1363)。
Reliable Clock Synthesis (with Prof. Venkataramanan Balakrishnan, funded by NSF 9984553-CCR, NSF 0203362-CCR, PRF and DAC Scholarship for Douglas Lam)。
Interconnect-driven floorplanning (funded by PRF)。
Interconnect Planning and Synthesis of Physical Layout for Deep Submicron VLSI Design (funded by NSF 9984553-CCR)。
Noise-Aware Floorplanning and Global Routing (with Prof. Kaushik Roy, funded by Intel)。
Multiple-Voltage Placement (with Prof. Patrick H. Madden, SUNY Binghamton, funded by SRC Task 947-001)
Logic and Physical Synthesis (funded by NSF 9984553-CCR)。
Reduced Order Modeling of RLC Networks (with Prof. Venkataramanan Balakrishnan, funded by PRF, SRC 99-TJ-689, and NSF 9984553-CCR)。
Operation and Monitoring of Power Grid with Dynamic Equivalents and State Estimation (with Prof. Chee-Mun 。Ong (PI) and Prof. Venkataramanan Balakrishnan, funded by Center for Security of Large Scale Systems)。
On-Chip RLC Interconnect Synthesis (with Prof. Kaushik Roy, funded by SRC 99-TJ-689) (completed)。
Publications:
Jason Cong, Lei He, and Cheng-Kok Koh, ``Layout Optimization,'' Chapter 5.1 in Low Power Design in Deep Submicron Electronics, ed. W. Nebel and J. Mermet, NATO ASI Series, Kluwer Academic Publishers, 1997, pp. 205-265.
Cheng-Kok Koh, Evangeline F. Y. Young, and Yao-Wen Chang, ``Global Interconnect Planning,'' Chapter 33 in Handbook of Algorithms for Physical Design Automation, ed. Charles J. Alpert, Dinesh P. Mehta, Sachin S. Sapatnekar, CRC Press, 2009, pp. 645-672.
J.-L. Huang, C.-K. Koh, and S. F. Cauley, ``Logic and Circuit Simulation,'' Chapter 8 in Electronic Design Automation: Synthesis, Verification, and Test, ed. Laung-Terng Wang, Yao-Wen Chang, Kwang-Ting (Tim) Cheng, Elsevier Inc., 2009, pp. 449-512.
C.-K. Koh, J. Jain, and S. F. Cauley, ``Synthesis of Clock and Power/Ground Networks,'' Chapter 13 in Electronic Design Automation: Synthesis, Verification, and Test, ed. Laung-Terng Wang, Yao-Wen Chang, Kwang-Ting (Tim) Cheng, Elsevier Inc., 2009, pp. 751-850.
研究兴趣
论文共 197 篇作者统计合作学者相似作者
按年份排序按引用量排序主题筛选期刊级别筛选合作者筛选合作机构筛选
时间
引用量
主题
期刊级别
合作者
合作机构
2023 IEEE/MTT-S International Microwave Symposium - IMS 2023pp.5-5, (2023)
引用0浏览0EIWOS引用
0
0
Michael Joseph Smith,Seunghyun Hwang, Vinicius Cabral Do Nascimento,Qiang Qiu,Cheng-Kok Koh,Ganesh Subbarayanl,Dan Jiao
2023 IEEE 32ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, EPEPSpp.1-3, (2023)
加载更多
作者统计
合作学者
合作机构
D-Core
- 合作者
- 学生
- 导师
数据免责声明
页面数据均来自互联网公开来源、合作出版商和通过AI技术自动分析结果,我们不对页面数据的有效性、准确性、正确性、可靠性、完整性和及时性做出任何承诺和保证。若有疑问,可以通过电子邮件方式联系我们:report@aminer.cn