基本信息
浏览量:25
职业迁徙
个人简介
Fayé Briggs is an Intel Fellow and director of Scalable Server Architecture for the Intel Architecture Group at Intel Corporation. He is responsible for ensuring that Intel's multi-core and many-core-based server architectures achieve world-class performance.
Briggs has had a leadership role in developing multiple generations of innovative multiprocessor server and chipset designs, including all current front side bus-based Xeon dual and multi-processor server chipsets and platform architectures. He conceptualized the first Intel point-to-point scalability port for 2P-16P scalable architecture family of 870 server chipsets for Itanium and Xeon servers and led development of the devices.
Prior to joining Intel in 1997, Briggs held various positions at Sun Microsystems including serving as a co-architect of Sun's original SPARC processor. Briggs was also a co-founder and CTO of Axil Computers, where he led the development of chipsets, boards and systems for more than 30 servers, storage and workstation products. He also served as a tenured associate professor at Rice University and as a faculty member at Purdue University, both in electrical and computer engineering.
Briggs has published numerous technical papers on processor and multiprocessor architectures, memory ordering, cache coherence and system performance. He is the co-author of the McGraw-Hill-published textbook "Computer Architecture and Parallel Processing." Briggs has been awarded four patents and received an Intel Achievement Award for the successful definition and execution of Intel's first quad core products.
Briggs received his bachelor's degree in engineering in 1971 from Ahmadu Bello University, Nigeria. He received his master's degree in electrical engineering from Stanford University in 1974, and his doctorate in electrical and computer engineering from the University of Illinois, Urbana-Champaign in 1977.
研究兴趣
论文共 1 篇作者统计合作学者相似作者
按年份排序按引用量排序主题筛选期刊级别筛选合作者筛选合作机构筛选
时间
引用量
主题
期刊级别
合作者
合作机构
WMPI '04: Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecturepp.80-87, (2004)
作者统计
合作学者
合作机构
D-Core
- 合作者
- 学生
- 导师
数据免责声明
页面数据均来自互联网公开来源、合作出版商和通过AI技术自动分析结果,我们不对页面数据的有效性、准确性、正确性、可靠性、完整性和及时性做出任何承诺和保证。若有疑问,可以通过电子邮件方式联系我们:report@aminer.cn