基本信息
浏览量:190
职业迁徙
个人简介
Much of my work is performed using facilities of the VLSI digital system laboratory. The laboratory houses a number of workstations and PCs. I am investigating techniques to make the test generation and fault simulation processes efficient for both combinational and sequential circuits. In the area of built-in self-test, I am interested in both logic BIST as well as BIST for memory and other regular structures. My general research interests are test generation and testable and reliable design of digital systems. In my research I make extensive use of VLSI CAD and analysis tools. The research involves modeling of faults, designing digital circuits, test generation, design modification for enhancing testability, built-in self-testing designs, and test scheduling to optimize the test time under various constraints.
研究兴趣
论文共 143 篇作者统计合作学者相似作者
按年份排序按引用量排序主题筛选期刊级别筛选合作者筛选合作机构筛选
时间
引用量
主题
期刊级别
合作者
合作机构
2021 36th International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC)pp.1-4, (2021)
2020 35th International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC)pp.131-136, (2020)
引用0浏览0EIWOS引用
0
0
2019 34TH INTERNATIONAL TECHNICAL CONFERENCE ON CIRCUITS/SYSTEMS, COMPUTERS AND COMMUNICATIONS (ITC-CSCC 2019)pp.1-4, (2019)
加载更多
作者统计
合作学者
合作机构
D-Core
- 合作者
- 学生
- 导师
数据免责声明
页面数据均来自互联网公开来源、合作出版商和通过AI技术自动分析结果,我们不对页面数据的有效性、准确性、正确性、可靠性、完整性和及时性做出任何承诺和保证。若有疑问,可以通过电子邮件方式联系我们:report@aminer.cn