Multiple Instruction Stream Processor

ACM Sigarch Computer Architecture News, Volume 34, Issue 2, 2006, Pages 114-127.

Cited by: 45|Views30
EI

Abstract:

Microprocessor design is undergoing a major paradigm shift towards multi-core designs, in anticipation that future performance gains will come from exploiting threadlevel parallelism in the software. To support this trend, we present a novel processor architecture called the Multiple Instruction Stream Processing (MISP) architecture. MISP...More

Code:

Data:

Your rating :
0

 

Tags
Comments