Compiler And System Techniques For Soc Distributed Reconfigurable Accelerators

To answer new challenges, systems on chip need to gain flexibility and FPGAs need to gain structure. We propose a general framework for SoC architectures and software tools in which different kind of processing units are programmed at high level. We show a reconfigurable unit suitable for this framework and we draw the outline of a supercompiler able to address such an architecture.