PRO3: A Hybrid NPU Architecture
IEEE Micro(2004)
Abstract
The PRO3 reduces the overhead incurred by common "brute-force" architectures by using the least-required hardware resources for certain common well-defined tasks.
MoreTranslated text
Key words
hybrid npu architecture,least-required hardware resource,certain common well-defined task,circuit complexity,protocols,vlsi,semiconductor devices,system on chip,reduced instruction set computing,protocol data unit
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined