Hybrid-compiled simulation: An efficient technique for instruction-set architecture simulation
ACM Trans. Embedded Comput. Syst.(2009)
摘要
Instruction-set simulators are critical tools for the exploration and validation of new processor architectures. Due to the increasing complexity of architectures and time-to-market pressure, performance is the most important feature of an instruction-set simulator. Interpretive simulators are flexible but slow, whereas compiled simulators deliver speed at the cost of flexibility and compilation overhead. This article presents a hybrid instruction-set-compiled simulation (HISCS) technique for generation of fast instruction-set simulators that combines the benefit of both compiled and interpretive simulation. This article makes two important contributions: (i) it improves the interpretive simulation performance by applying compiled simulation at the instruction level using a novel template-customization technique to generate optimized decoded instructions during compile time; and (ii) it reduces the compile-time overhead by combining the benefits of both static and dynamic-compiled simulation. Our experimental results using two contemporary processors (ARM7 and SPARC) demonstrate an order-of-magnitude reduction in compilation time as well as a 70% performance improvement, on average, over the best-known published result in instruction-set simulation.
更多查看译文
关键词
hybrid instruction-set-compiled simulation,instruction set architecture,efficient technique,instruction-set simulator,compilation overhead,instruction-set simulation,hybrid-compiled simulation,interpretive simulation performance,performance improvement,additional key words and phrases: compiled simulation,interpretive simulation,interpretive simulator,fast instruction-set simulator,instruction-set architecture simulation,partial evaluation,dynamic-compiled simulation,processor architecture,dynamic compilation,design
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络