Highly-Linear Cmos Ota With Compensation Of Mobility Reduction

Koichi Tanno, Daisuke Ide, Kazumasa Nishimura,Hisashi Tanaka,Hiroki Tamura

2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4(2008)

引用 3|浏览3
暂无评分
摘要
This paper describes highly linear CMOS OTA with compensation of mobility reduction. The proposed OTA is circuitry of the adaptive bias based OTA with a tail current source, and can reduce the influence of the mobility reduction. Through Star-HSPICE simulations, we could confirm that the third-order harmonic (HD3) can be reduced by 26.6dB by using the proposed technique. Lastly, as an application of the proposed OTA, we design the 6th-order 0.05 degrees equiripple continuous-time filter.
更多
查看译文
关键词
simulation,cmos integrated circuits,harmonic analysis,operational amplifiers,linearity
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要