A cost-efficient hardware architecture of deblocking filter in HEVC

VCIP, pp. 209-212, 2014.

被引用3|浏览0
EI WOS

摘要

This paper presents a hardware architecture of deblocking filter (DBF) for High Efficiency Video Coding (HEVC) by jointly considering system throughput and hardware cost. A hybrid pipeline with two processing levels is adopted to improve system performance. With the hybrid pipeline, only one 1-D filter and single-port on-chip SRAM are use...更多

代码

数据

24小时获取PDF
引用
您的评分 :
0

 

标签
评论