An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms

NOCS, pp. 17-24, 2014.

Cited by: 21|Views24
EI WOS

Abstract:

In this work, we propose a new Network-on-Chip (NoC) architecture for implementing the hierarchical parallel genetic algorithm (HPGA) on a multi-core System-on-Chip (SoC) platform. We first derive the speedup metric of an NoC architecture which directly maps the HPGA onto NoC in order to identify the main sources of performance bottleneck...More

Code:

Data:

Get fulltext within 24h
Bibtex
Your rating :
0

 

Tags
Comments