Considerations on highly scalable and easily stackable phase change memory cell array for low-cost and high-performance applications

Non-Volatile Memory Technology Symposium(2014)

引用 8|浏览29
暂无评分
摘要
Needs for the performance improvement of memory subsystem in big data and clouding computing era begin to open new markets for emerging memories such as phase change memory, spin-torque-transfer magnetic memory, and metal oxide memory. To fulfill these needs, a cost-effective and high-speed phase change memory cell scheme was introduced at 19nm technology node, which is directly scalable down to 1y or 1z nm nodes and can be extendable to stacked array for higher density. Here, key technologies such as self-aligned cell patterning and vertical poly-Si diode switch on metal word line were adopted. In addition, damascene Ge-Sb-Te technologies were optimized to improve programming speed and to show excellent cell performances.
更多
查看译文
关键词
elemental semiconductors,integrated circuit design,integrated circuit reliability,magnetic storage,phase change memories,silicon,si,clouding computing,data computing,memory subsystem,metal oxide memory,metal word line,phase change memory cell array,self-aligned cell patterning,size 19 nm,spin-torque-transfer magnetic memory,vertical poly-si diode switch,damascene ge-sb-te technologies,phase change memory,poly si diode
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要