Study of the interference and disturb mechanisms of split-page 3D vertical gate (VG) NAND flash and optimized programming algorithms for multi-level cell (MLC) storage
VLSI Technology(2013)
摘要
Multi-level cell (MLC) programming is of crucial importance to make a cost competitive NAND Flash product. In conventional 2D floating gate NAND Flash, the interference and disturb become very severe as technology scales, and many methods have been adopted to alleviate the interferences. In 3D NAND, the pitch is generally larger and the charge-trapping device naturally has smaller interference. However, disturb and interference now come from three dimensions and new understanding of device properties must be gained in order to achieve MLC operation.
更多查看译文
关键词
nand circuits,flash memories,2d floating gate nand flash,3d nand,mlc operation,mlc programming,mlc storage,vg nand flash,charge-trapping device,cost competitive nand flash product,device property,disturb mechanisms,interference,multilevel cell programming,multilevel cell storage,optimized programming algorithms,split-page 3d vertical gate nand flash,technology scales,very large scale integration
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络