A 25 Gbps silicon photonic transmitter and receiver with a bridge structure for CPU interconnects

Optical Fiber Communications Conference and Exhibition（2015）

引用 10|浏览37

暂无评分

摘要

We present a novel configuration of hybrid-integrated silicon photonic interconnects employing a bridge structure, and demonstrate 25 Gbps error-free operation between transmitter and receiver with power efficiency of 9.6 mW/Gbps including a serializer chip.

查看译文

关键词

photonic integrated circuits,transmitters,decision support systems,silicon photonics

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要