Three-Dimensional Chip Stack With Integrated Decoupling Capacitors and Thru-Si Via Interconnects
IEEE Electron Device Letters, pp. 1461-1463, 2010.
EI WOS
Abstract:
In this letter, the integration of CMOS-compatible thru-Si via (TSV) interconnects with deep-trench decoupling capacitors is demonstrated. Reliability test is performed with a 65-nm CMOS test chip on top of a 3-D Si interposer chip that contains 10 000 TSV interconnects. Multilayer stacking is also demonstrated, and capacitance density of...More
Code:
Data:
Upload PDF
1.Your uploaded documents will be check within 24h, and coins will be credited to your account.
2.As the current system does not support cash withdrawal, you can add staff WeChat (AMxiaomai) to receive it as a red packet.
3.10 coins will be exchanged for 1 yuan.
?
￥
Upload a single paper
for 5 coins
Wechat's Red Packet
?
￥
Upload 50 articles
for 250 coins
Wechat's Red Packet
?
￥
Upload 200 articles
for 1000 coins
Wechat's Red Packet
?
￥
Upload 500 articles
for 2500 coins
Wechat's Red Packet
?
￥
Upload 1000 articles
for 5000 coins
Wechat's Red Packet
Tags
Comments