Time delay analysis in high speed gate-recessed E-mode InAlN HEMTs

Solid-State Electronics(2013)

引用 8|浏览20
暂无评分
摘要
Delay analysis providing an alternative physical explanation on carrier transport, which may be more applicable to high electron mobility transistor (HEMT) channels with moderate carrier mobilities, has been applied to enhancement-mode (E-mode) and depletion-mode (D-mode) InAlN/AlN/GaN HEMTs with comparable f(T) at room and cryogenic temperatures. It was found that the speed of the E-mode HEMTs with 33-nm long T-gate is dominated by parasitic delays, >40% of the total delay; channel mobility might have degraded due to gate recess. (C) 2012 Elsevier Ltd. All rights reserved.
更多
查看译文
关键词
Time delay analysis,HEMT,E-mode,InAlN,GaN,Transistor
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要