Statistical fault injection for impact-evaluation of timing errors on application performance
DAC, pp. 13:1-13:6, 2016.
This paper proposes a novel approach to modeling of gate level timing errors during high-level instruction set simulation. In contrast to conventional, purely random fault injection, our physically motivated approach directly relates to the underlying circuit structure, hence allowing for a significantly more detailed characterization of ...More
Get fulltext within 24h
Full Text (Upload PDF)
PPT (Upload PPT)