Power-aware virtual machine mapping in the data-center-on-a-chip paradigm

ICCD, pp. 241-248, 2016.

Cited by: 3|Views7
EI

Abstract:

It is projected that hundreds of cores can be integrated into a chip at the sub-20nm technology nodes. However, some challenges exist in the many-core architecture such as maintaining memory coherence, underutilized parallelism, and increased inter-core communication delay. This work proposes the data-center-on-a-chip (DCoC) paradigm empl...More

Code:

Data:

Get fulltext within 24h
Bibtex
Your rating :
0

 

Tags
Comments