A Hardware Design For In-Brain Neural Spike Sorting
2016 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC)(2016)
摘要
Neural spike sorting is used to classify neural spike signals based on neuron type and so is an essential step in decoding brain signals. Because of its computational complexity, spike sorting is generally carried out offline or, at least, using a transmitted signal. In contrast, in-brain spike sorting would reduce the data that needs to be transmitted by orders of magnitude with a corresponding reduction in transmission power. This would enable real-time wireless neural recordings. In this paper, we design and characterize a hardware prototype for in-brain spike sorting. Our design is able to reduce the wireless transmission power by a factor of over 200 over direct transmission. Also, compared with the current state-of-the-art, our design increases the sorting accuracy from 75% to 93% while remaining within hard constraints for power, power density, and real-time processing.
更多查看译文
关键词
Spike Sorting,Wireless body sensor networks,ASIC
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络