A Scalable, Low-Overhead Finite-State Machine Overlay for Rapid FPGA Application Development

arXiv: Hardware Architecture, Volume abs/1705.02732, 2017.

Cited by: 1|Bibtex|Views5
EI
Other Links: dblp.uni-trier.de|academic.microsoft.com|arxiv.org

Abstract:

Productivity issues such as lengthy compilation and limited code reuse have restricted usage of field-programmable gate arrays (FPGAs), despite significant technical advantages. Recent work into overlays -- virtual coarse-grained architectures implemented atop FPGAs -- has aimed to address these concerns through abstraction, but have most...More

Code:

Data:

Your rating :
0

 

Tags
Comments