Self-Adaptive Timing Repair
IEEE design & test(2017)
Abstract
This article describes a method to continuously monitor paths delays in an operational FPGA design and to improve slow paths by incremental partial reconfiguration. Since online delay measuring is more accurate than design time estimation, this approach allows to balance delays which can be used to improve performance or reduce power consumption. In addition, it counteracts aging effects and prolo...
MoreTranslated text
Key words
Logic gates,Delays,Field programmable gate arrays,System-on-chip,Transistors,Maintenance engineering,Semiconductor device measurement
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined