Challenges in Large FPGA-based Logic Emulation Systems
ISPD, pp. 26-33, 2018.
Functional verification is an important aspect of electronic design automation. Traditionally, simulation at the register transfer-level has been the mainstream functional verification approach. Formal verification and various static analysis checkers have been used to complement specific corners of logic simulation. However, as the size ...More
Full Text (Upload PDF)
PPT (Upload PPT)