WB-trees: a meshed tree representation for FinFET analog layout designs
DAC, pp. 9:1-9:6, 2018.
The emerging design requirements with the FinFET technology, along with traditional geometrical constraints, make the FinFET-based analog placement even more challenging. Previous works can handle only partial FinFET-induced design constraints because some new constraints are intrinsically different from the traditional ones; as a result,...More
Full Text (Upload PDF)
PPT (Upload PPT)