A Power Efficient Digital Front-End for Cognitive Radio Systems

2018 52nd Asilomar Conference on Signals, Systems, and Computers(2018)

引用 2|浏览20
暂无评分
摘要
In this paper, we present a power efficient digital front-end for cognitive radio and software-defined radio. The proposed architecture is based on a perfect reconstruction polyphase filter bank able to support a variable number of channels. As an example, we present the implementation of a configurable channelizer working in 8-channels or 4-channels mode. Power efficiency is obtained by switching off the unused resources in the not operating modules. The power saving are estimated through extensive simulations.
更多
查看译文
关键词
Clocks,Power demand,Logic gates,Power dissipation,Cognitive radio,Switches,Computer architecture
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要