Z-Interference and Z-Disturbance in Vertical Gate-Type 3-D NAND

Teng-Hao Elton Yeh
Teng-Hao Elton Yeh
Tzu-Hsuan Bruce Hsu
Tzu-Hsuan Bruce Hsu
Pei-Ying Penny Du
Pei-Ying Penny Du

IEEE Transactions on Electron Devices, pp. 1047-1053, 2016.

Cited by: 0|Bibtex|Views12|
EI WOS
Keywords:
ProgrammingArraysElectric potentialLogic gatesCouplingsMore(1+)

Abstract:

In vertical gate (VG)-type 3-D NAND, reducing either channel polycrystalline silicon (PL) or intersilicon dioxide (OX), or both, allows packing more cells in a fixed volume. However, when programming cells in such an array, the neighbor top/bottom cells suffer significant threshold voltage (Vt) shift due to two unique mechanisms. The firs...More

Code:

Data:

Your rating :
0

 

Tags
Comments