Modeling Interconnect Variability at Advanced Technology Nodes and Potential Solutions
IEEE Transactions on Electron Devices, pp. 1246-1253, 2017.
The advent of multigate transistor technology for 20-nm technology node and beyond, has increased the importance of wire parasitics, in particular, wire resistance in determining the circuit delay computation. Variability in wire dimensions directly impacts the wire parasitics, hence, the overall system performance. For the first time, in...More
Full Text (Upload PDF)
PPT (Upload PPT)