谷歌浏览器插件
订阅小程序
在清言上使用

Discussion On Failure Mechanism And Corresponding Evaluation Technology For The Reliability Of Ic'S Applications In Board-Level Assembly

2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT)(2018)

引用 2|浏览3
暂无评分
摘要
The stresses, reliability issues and failure mechanisms of IC in post second level assembly state are significant different IC in free standing state. Based on the full step analysis of electronic assembly process, this paper demonstrated the possible stress opportunities and corresponding reliability issues in each assembly step from initial paste deposition to final board level installation. The main stresses and reliability issues in general filed application including storage, transport and using were also summarized. Finally, a series of reliability test methods were put forward in detail based on typical failure mechanisms that were analyzed from actual failure cases.
更多
查看译文
关键词
reliability evaluation, IC, board-level, failure mechanism
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要