Demonstration Of Highly Manufacturable Stt-Mram Embedded In 28nm Logic

2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)(2018)

引用 90|浏览72
暂无评分
摘要
We successfully demonstrated the manufacturability of 8Mb STT-MRAM embedded in 28nm FDSOI logic platform by achieving stable functionality and robust package level reliability. Read margin were greatly improved by increasing TMR value and also reducing distribution of cell resistance using advanced MTJ stack and patterning technology. Write margin was also increased by improving the efficiency using novel integration process. Its product reliability was confirmed in package level with passing HTOL 1000 hours tests, 10(6) endurance test, and retention test. For a wider application, we also demonstrated the feasibility of high density 128Mb STT-MRAM. Based on these results, we clearly verified the product manufacturability of embedded STT-MRAM.
更多
查看译文
关键词
stable functionality,robust package level reliability,read margin,TMR value,cell resistance,advanced MTJ stack,patterning technology,write margin,integration process,product reliability,retention test,product manufacturability,embedded STT-MRAM,highly manufacturable STT-MRAM,endurance test,FDSOI logic platform
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要