Pareto Optimal Design Space Exploration for Accelerated CNN on FPGA
IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum（2019）
Key words
CNN,FPGA,Design Space Exploration,pareto,integer linear programming,dataflow,hardware description language,high level synthesis
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined