A 32 Gb/s Simultaneous Bidirectional Source-Synchronous Transceiver with Adaptive Echo Cancellation in 28nm CMOS

2019 IEEE Custom Integrated Circuits Conference (CICC)(2019)

引用 4|浏览87
暂无评分
摘要
A simultaneous bidirectional (SBD) transceiver employs an efficient voltage-mode driver with a resistor-transconductance (R-gm) hybrid to enable transmission and reception of data on a single differential channel at the same time. An FIR filter-based adaptive echo cancellation system that cancels both near-end and far-end echoes allows for the support of a wide range of channels, while a continuous-time linear equalizer efficiently compensates for channel loss. The quarter-rate source-synchronous transceiver utilizes a 5/4X phase interpolator-based clock and data recovery system to set the optimum data sampling point. Fabricated in 28nm CMOS, the 32Gb/s SBD transceiver achieves 1.83mW/Gb/s and compensates for up to 10.2dB loss.
更多
查看译文
关键词
continuous-time linear equalizer,optimum data sampling point,SBD transceiver,resistor-transconductance,single differential channel,FIR filter-based adaptive echo cancellation system,channel loss compensation,voltage-mode driver,bidirectional source-synchronous transceiver,data transmission,data reception,far-end echo cancellation,near-end echo cancellation,quarter-rate source-synchronous transceiver,phase interpolator-based clock and data recovery system,CMOS technology,size 28.0 nm,bit rate 32 Gbit/s
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要