Offloading cache configuration prediction to an FPGA for hardware speedup and overhead reduction - work-in-progress.

In this paper, we present our cache configuration prediction methodology offloaded to an FPGA for improved performance and hardware overhead reduction, while maintaining cache configuration predictions within 5% of the optimal energy cache configuration for application phases for the instruction and data caches.