Multi-die Integration Using Advanced Packaging Technologies

2020 IEEE Custom Integrated Circuits Conference (CICC)(2020)

引用 20|浏览12
暂无评分
摘要
This paper presents a review of 2-D and 3-D multi-die integration technologies and focuses on on-package multi-die co-integration to create new types of system platforms. These dice may or may not be implemented in the same technology process. The paper first presents the challenges of process scaling and coexistence of logic, IO, and RF, and discusses new system/platform requirements from emerging applications. Following the motivation, a review of multi-die integration technologies with a focus on-package 2-D and 3-D multi-die integration and process enhancements for its support is provided. Finally, we present three new multi-die platforms which embody recent innovations in system platform integration to create new FPGA and CPU architectures which can be used to efficiently implement AI, HPC, and machine learning algorithms.
更多
查看译文
关键词
advanced packaging technologies,process scaling,system platform integration,on-package 2D multidie integration,on-package 3D multidie integration,CPU architectures,FPGA architectures,HPC,machine learning
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要