SEDA - Single Exact Dual Approximate Adders for Approximate Processors
Proceedings of the 56th Annual Design Automation Conference 2019(2019)
摘要
Approximate computing has gained a lot of popularity due to its energy benefits in a variety of error-tolerant applications. In this paper we are proposing an adder which can perform n-bit single exact addition or dual approximate addition (SEDA), and is suitable for processors. The conversion from exact to approximate addition can be dynamically done at runtime. The maximum error is bounded for SEDA adders as carry is not approximated. Our proposed design consumes 48% lesser energy, has 32% lesser delay, occupies 24% lesser area as compared to exact mirror adder.
更多查看译文
关键词
approximate processors,approximate computing,error-tolerant applications,n-bit single exact addition,dual approximate addition,SEDA adders,single exact dual approximate adders
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络