Design and Development of a High Speed Pipelined-Cyclic ADC with 1.5 bits/Stage Error Correction
semanticscholar（2014）
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined