The Self-Aware Information Processing Factory Paradigm for Mixed-Critical Multiprocessing

In order to provide performance increases despite the end of Moore’s law and Dennard scaling, architectures aggressively exploit data- and thread-level parallelism using billions of transistors on a single chip, enabled by extreme geometry miniaturization. A resulting challenge is the control, optimization, and reliable operation of such complex multiprocessing architectures. Modern and future sys...