Fault Modeling And Analysis For Bridging Defects In A Synchronizer

NAECON 2008 - IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE（2008）

Cited 0|Views0

No score

Abstract

This paper presents fault modeling and analysis for bridging defects in a synchronizer that is implemented by two D Hip-flops. Bridging defects are injected into any two nodes of the syncronizer, and HSPICE is used to perform circuit analysis. The defects are exhaustively injected and simulated to find all possible faults that might occur in the synchronizer. The results obtained can be used to develop methods for testing the interfacing circuits between different clock domains.

Translated text

Key words

SPICE,flip-flops,integrated circuit modelling,network analysis,D flip-flops,HSPICE,bridging defects,circuit analysis,different clock domains,fault analysis,fault modeling,interfacing circuits,synchronizer,

AI Read Science

Must-Reading Tree

Example

Generate MRT to find the research sequence of this paper

Chat Paper

Summary is being generated by the instructions you defined