A 56-Gb/s 50-Mw NRZ Receiver in 28-Nm CMOS
IEEE journal of solid-state circuits（2022）
Abstract
A wireline receiver consisting of a linear equalizer, a decision-feedback equalizer (DFE), a clock and data recovery (CDR) circuit, and a demultiplexer (DMUX) employs new circuit and architecture techniques that afford substantial power savings. Realized in 28-nm technology, the 56-Gb/s receiver has a bit error rate (BER) of less than 10(-12) for a channel loss of 25 dB at 28 GHz.
MoreTranslated text
Key words
Clock and data recovery (CDR),continuous time linear equalizer (CTLE),dual-loop decision-feedback equalizer (DFE),feedforward system,non-return-to-zero (NRZ) data,wireline receiver
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined