A Power-Efficient 24-to-71 GHz CMOS Phased-Array Receiver Utilizing Harmonic-Selection Technique Supporting 36db Inter-Band Blocker Rejection for 5G NR
IEEE Journal of Solid-State Circuits（2022）
Key words
Blocker tolerance,CMOS,fifth-generation (5G) new radio frequency range 2 (FR2),harmonic selection,image rejection ratio (IRR),multi-band,phased array
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined