Aging-Aware Timing Model of CMOS Inverter: Path Level Timing Performance and Its Impact on the Logical Effort.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems（2022）
Key words
Aging,effective current source model (ECSM),logical effort,negative bias temperature instability (NBTI),static timing analysis (STA)
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined