A Scalable and Reconfigurable Bit-Serial Compute-Near-Memory Hardware Accelerator for Solving 2-D/3-D Partial Differential Equations
IEEE JOURNAL OF SOLID-STATE CIRCUITS（2024）
Key words
Frequency division multiplexing,Random access memory,Hardware acceleration,Finite difference methods,Computer architecture,Poisson equations,Finite element analysis,2-D and 3-D partial differential equations (PDEs),bit-serial processing element (PE),compute-near-memory,finite difference method (FDM),reconfigurable,scalable
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined