Hard Error Correction in STT-MRAM

Spin-transfer torque magnetic random access memory (STT-MRAM) is a promising alternative to existing CMOS memory technologies due to its non-volatility, fast read access, and scalability potential. This has reached the level of industrial maturity as several foundries now offer this technology. However, it is sensitive to various failure mechanisms, such as manufacturing defects in both CMOS and magnetic layers, temperature variation, repetitive writes, and oxide breakdown, which can cause early cell failure leading to hard errors. This can severely impair the manufacturing yield and its large-scale industrial adoption. To ensure high manufacturing yield and infield reliability, we propose a new block error correction pointer (BECP) as a hard error correction technique for STT-MRAM. The proposed method divides large word lengths into smaller sub-blocks and assigns a specific base value per sub-block to determine the offset location of the hard error. This allows storing only the offset value instead of the absolute address of the hard error for each sub-block. The results depict that the proposed method is storage efficient and has low decoding complexity compared to the existing state-of-the-art methods. We incorporate experimental measurement data obtained from manufactured STT-MRAM chips at different die locations to get the hard error distribution. The proposed method aligns well with our specific STT-MRAM error distribution measurements.