Adaptive Equalizers

Chapter EFree Access Adaptive Equalizers Eduard Säckinger, Eduard SäckingerSearch for more papers by this author Book Author(s):Eduard Säckinger, Eduard SäckingerSearch for more papers by this author First published: 22 September 2017 https://doi.org/10.1002/9781119264422.app5 AboutPDFPDF ToolsRequest permissionExport citationAdd to favoritesTrack citation ShareShareShare a linkShare onFacebookTwitterLinked InRedditWechat References O. E. Agazzi, M. R. Hueda, D. E. Crivelli, H. S. Carrer, A. Nazemi, G. Luna, F. Ramos, R. López, C. Grace, B. Kobeissy, C. Abidin, M. Kazemi, M. Kargar, C. Marquez, S. Ramprasad, F. Bollo, V. Posse, S. Wang, G. Asmanis, G. Eaton, N. Swenson, T. Lindsay, and P. Voois. A 90 nm CMOS DSP MLSD transceiver with integrated AFE for electronic dispersion compensation of multimode optical fibers at 10 Gb/s. IEEE J. Solid-State Circuits, SC-43(12): 2939– 2957, 2008. H.-M. Bae, J. B. Ashbrook, J. Park, N. R. Shanbhag, A. C. Singer, and S. Chopra. An MLSE receiver for electronic dispersion compensation of OC-192 fiber links. IEEE J. Solid-State Circuits, SC-41(11): 2541– 2554, 2006. S. Elahmadi, M. Bussmann, D. Baranauskas, D. Zelenin, J. Edwards, K. Tran, L. F. Linder, C. Gill, H. Tan, D. Ng, and S. El-Ahmadi. An 11.1 Gbps analog PRML receiver for electronic dispersion compensation of fiber optic communications. IEEE J. Solid-State Circuits, SC-45(7): 1330– 1344, 2010. F. Buchali and H. Bülow. Adaptive PMD compensation by electrical and optical techniques. J. Lightwave Technol., LT-22(4): 1116– 1126, 2004. D. E. Crivelli, M. R. Hueda, H. S. Carrer, M. del Barco, R. R. López, P. Gianni, J. Finochietto, N. Swenson, P. Voois, and O. E. Agazzi. Architecture of a single-chip 50 Gb/s DP-QPSK/BPSK transceiver with electronic dispersion compensation for coherent optical channels. IEEE Trans. Circuits Syst. I, CASI-61(4): 1012– 1025, 2014. T. Nielsen and S. Chandrasekhar. OFC 2004 workshop on optical and electronic mitigation of impairments. J. Lightwave Technol., LT-23(1): 131– 142, 2005. S. J. Savory, G. Gavioli, R. I. Killey, and P. Bayvel. Electronic compensation of chromatic dispersion using a digital coherent receiver. OSA Opt. Express, 15(5): 2120– 2126, 2007. H. Wu, J. A. Tierno, P. Pepeljugoski, J. Schaub, S. Gowda, J. A. Kash, and A. Hajimiri. Integrated transversal equalizers in high-speed fiber-optic systems. IEEE J. Solid-State Circuits, SC-38(12): 2131– 2137, 2003. K.-L. J. Wong and C.-K. K. Yang. A serial-link transceiver with transition equalization. In ISSCC Digest of Technical Papers , pages 82– 83, February 2006. J. H. Winters and R. D. Gitlin. Electrical signal processing techniques in long-haul fiber-optic systems. IEEE Trans. Commun., COM-38(9): 1439– 1453, 1990. G. Sebald, B. Lankl, and J. A. Nossek. Advanced time- and frequency-domain adaptive equalization in multilevel QAM digital radio systems. IEEE J. Sel. Areas Commun., SAC-5(3): 448– 456, 1987. J. Sewter and A. C. Carusone. Equalizer architectures for 40-Gb/s optical systems limited by polarization-mode dispersion. In Y. Liu and H. Yang, editors, High-Speed Optical Transceivers, Integrated Circuits Designs and Optical Devices Techniques, pages 73– 90. World Scientific, Singapore, 2006. J. G. Proakis and M. Salehi. Digital Communications. McGraw Hill, New York, 5th edition, 2008. B. Analui, A. Rylyakov, S. Rylov, M. Meghelli, and A. Hajimiri. A 10-Gb/s two-dimensional eye-opening monitor in 0.13- μ m standard CMOS. IEEE J. Solid-State Circuits, SC-40(12): 2689– 2699, 2005. T. Ellermeyer, U. Langmann, B. Wedding, and W. Pöhlmann. A 10-Gb/s eye-opening monitor IC for decision-guided adaption of the frequency response of an optical receiver. IEEE J. Solid-State Circuits, SC-35(12): 1958– 1963, 2000. F. Gerfers, G. W. den Besten, P. V. Petkov, J. E. Conder, and A. J. Koellmann. A 0.2–2 Gb/s 6x OSR receiver using a digitally self-adaptive equalizer. IEEE J. Solid-State Circuits, SC-43(6): 1436– 1448, 2008. J.-S. Choi, M.-S. Hwang, and D.-K. Jeong. A 0.18- μ m CMOS 3.5-Gb/s continuous-time adaptive cable equalizer using enhanced low-frequency gain control method. IEEE J. Solid-State Circuits, SC-39(3): 419– 425, 2004. S. Gondi, J. Lee, D. Takeuchi, and B. Razavi. A 10Gb/s CMOS adaptive equalizer for backplane applications. In ISSCC Digest of Technical Papers , pages 328– 329, February 2005. J. Lee. A 20-Gb/s adaptive equalizer in 0.13- μ m CMOS technology. IEEE J. Solid-State Circuits, SC-41(9): 2058– 2066, 2006. E.-H. Chen, J. Ren, B. Leibowitz, H.-C. Lee, Q. Lin, K. S. (Dan) Oh, F. Lambrecht, V. Stojanović, J. Zerbe, and C.-K. K. Yang. Near-optimal equalizer and timing adaptation for I/O links using a BER-based metric. IEEE J. Solid-State Circuits, SC-43(9): 2144– 2156, 2008. B. Widrow and M. E. Hoff Jr. Adaptive switching circuits. In 1960 IRE Western Electric Show and Convention Record, Part 4 , pages 96– 104, August 1960. R. W. Lucky. Automatic equalization for digital communications. Bell Syst. Tech. J., 44(4): 547– 588, 1965. R. W. Lucky. The adaptive equalizer. IEEE Signal Process. Mag., 23(3): 104– 107, 2006. P. Bayvel, C. Behrens, and D. S. Millar. Digital signal processing (DSP) and its application in optical communication systems. In I. P. Kaminow, T. Li, and A. E. Willner, editors, Optical Fiber Telecommunications VIB, pages 163– 212. Academic Press, 2013. K. Azadet, E. F. Haratsch, H. Kim, F. Saibi, J. H. Saunders, M. Shaffer, L. Song, and M.-L. Yu. Equalization and FEC techniques for optical transceivers. IEEE J. Solid-State Circuits, SC-37(3): 317– 327, 2002. J. Lee, P. Roux, U.-V. Koc, T. Link, Y. Baeyens, and Y.-K. Chen. A 5-b 10-GSample/s A/D converter for 10-Gb/s optical receivers. IEEE J. Solid-State Circuits, SC-39(10): 1671– 1679, 2004. Y. M. Greshishchev. CMOS ADCs for optical communications. In A. H. M. van Roermund, A. Baschirotto, and M. Steyaert, editors, Nyquist AD Converters, Sensor Interfaces, and Robustness — Advances in Analog Circuit Design, pages 97– 114. Springer, 2012. J. Lee, A. Leven, J. S. Weiner, Y. Baeyens, Y. Yang, W.-J. Sung, J. Frackoviak, R. F. Kopf, and Y.-K. Chen. A 6-b 12-GSamples/s track-and-hold amplifier in InP DHBT technology. IEEE J. Solid-State Circuits, SC-38(9): 1533– 1539, 2003. L. Y. Nathawad, R. Urata, B. A. Wooley, and D. A. B. Miller. A 40-GHz-bandwidth, 4-bit, time-interleaved A/D converter using photoconductive sampling. IEEE J. Solid-State Circuits, SC-38(12): 2021– 2030, 2003. P. Schvan, J. Bach, C. Falt, P. Flemke, R. Gibbins, Y. Greshishchev, N. Ben-Hamida, D. Pollex, J. Sitch, S.-C. Wang, and J. Wolczanski. A 24GS/s 6b ADC in 90nm CMOS. In ISSCC Digest of Technical Papers , pages 544– 545, February 2008. C.-K. K. Yang, V. Stojanovic, S. Modjtahedi, M. A. Horowitz, and W. F. Ellersick. A serial-link transceiver based on 8-GSamples/s A/D and D/A converters in 0.25- μ m CMOS. IEEE J. Solid-State Circuits, SC-36(11): 1684– 1692, 2001. H. Bülow, F. Buchali, W. Baumert, R. Ballentin, and T. Wehren. PMD mitigation at 10 Gb/s using linear and nonlinear integrated electronic equaliser circuits. Electron. Lett., 36(2): 163– 164, 2000. A. Momtaz, D. Chung, N. Kocaman, J. Cao, M. Caresosa, B. Zhang, and I. Fujimori. A fully integrated 10-Gb/s receiver with adaptive optical dispersion equalizer in 0.13- μ m CMOS. IEEE J. Solid-State Circuits, SC-42(4): 872– 880, 2007. J. Sewter and A. C. Carusone. A CMOS finite impulse response filter with a crossover traveling wave topology for equalization up to 30 Gb/s. IEEE J. Solid-State Circuits, SC-41(4): 909– 917, 2006. X. Lin, S. Saw, and J. Liu. A CMOS 0.25- μ m continuous-time FIR filter with 125 ps per tap delay as a fractionally spaced receiver equalizer for 1-Gb/s data transmission. IEEE J. Solid-State Circuits, SC-40(3): 593– 602, 2005. X. Lin, J. Liu, H. Lee, and H. Liu. A 2.5- to 3.5-Gb/s adaptive FIR equalizer with continuous-time wide-bandwidth delay line in 0.25- μ m CMOS. IEEE J. Solid-State Circuits, SC-40(8): 1908– 1918, 2006. C. Pelard, E. Gebara, A. J. Kim, M. G. Vrazel, F. Bien, Y. Hur, M. Maeng, S. Chandramouli, C. Chun, S. Bajekal, S. E. Ralph, B. Schmukler, V. M. Hietala, and J. Laskar. Realization of multigigabit channel equalization and crosstalk cancellation integrated circuits. IEEE J. Solid-State Circuits, SC-39(10): 1659– 1670, 2004. J. Sewter and A. C. Carusone. A 3-tap FIR filter with cascaded distributed tap amplifiers for equalization up to 40 Gb/s in 0.18- μ m CMOS. IEEE J. Solid-State Circuits, SC-41(8): 1919– 1929, 2006. T.-C. Lee and B. Razavi. A 125-MHz CMOS mixed-signal equalizer for gigabit Ethernet on copper wire. In Proceedings of IEEE Custom Integrated Circuits Conference , pages 131– 134, September 2001. N. Sitthimahachaikul, L. P. Rao, and P. J. Hurst. Overcoming the effect of the summation-node parasitic pole in an analog equalizer. IEEE Trans. Circuits Syst. I, CASI-59(3): 652– 663, 2012. J. Kim, E.-H. Chen, J. Ren, B. S. Leibowitz, P. Satarzadeh, J. L. Zerbe, and C.-K. Ken Yang. Equalizer design and performance trad-offs in ADC-based serial links. IEEE Trans. Circuits Syst. I, CASI-58(9): 2096– 2107, 2011. V. Balan, J. Caroselli, J.-G. Chern, C. Chow, R. Dadi, C. Desai, L. Fang, D. Hsu, P. Joshi, H. Kimura, C. Y. Liu, T.-W. Pan, R. Park, C. You, Y. Zeng, E. Zhang, and F. Zhong. A 4.8–6.4-Gb/s serial link for backplane applications using decision feedback equalization. IEEE J. Solid-State Circuits, SC-40(9): 1957– 1967, 2005. S. Ibrahim and B. Razavi. Low-power CMOS equalizer design for 20-Gb/s systems. IEEE J. Solid-State Circuits, SC-46(6): 1321– 1336, 2011. S. Kasturia and J. H. Winters. Techniques for high-speed implementation of nonlinear cancellation. IEEE J. Sel. Areas Commun., SAC-9(5): 711– 717, 1991. K.-L. J. Wong, A. Rylyakov, and C.-K. K. Yang. A 5-mW 6-Gb/s quarter-rate sampling receiver with a 2-tap DFE using soft decisions. IEEE J. Solid-State Circuits, SC-42(4): 881– 888, 2007. H. Higashi, S. Masaki, M. Kibune, S. Matsubara, T. Chiba, Y. Doi, H. Yamaguchi, H. Takauchi, H. Ishida, K. Gotoh, and H. Tamura. A 5–6.4-Gb/s 12-channel transceiver with pre-emphasis and equalization. IEEE J. Solid-State Circuits, SC-40(4): 978– 985, 2005. Y. Tomita, M. Kibune, J. Ogawa, W. W. Walker, H. Tamura, and T. Kuroda. A 10-Gb/s receiver with series equalizer and on-chip ISI monitor in 0.11- μ m CMOS. IEEE J. Solid-State Circuits, SC-40(4): 986– 993, 2005. M. Q. Le, P. J. Hurst, and K. C. Dyer. An analog DFE for disk drives using a mixed-signal integrator. IEEE J. Solid-State Circuits, SC-34(5): 592– 598, 1999. Y. Hidaka, W. Gai, T. Horie, J. H. Jiang, Y. Koyanagi, and H. Osone. A 4-channel 1.25–10.3 Gb/s backplane transceiver macro with 35 dB equalizer and sign-based zero-forcing adaptive control. IEEE J. Solid-State Circuits, SC-44(12): 3547– 3559, 2009. Analysis and Design of Transimpedance Amplifiers for Optical Receivers ReferencesRelatedInformation