Energy-Aware Register Allocation for VLIW Processors | AMiner