Integrated circuit clock analysis with macro models | AMiner