Method for Calculating Capacitance Gradients in VLSI Layouts Using A Shape Processing Engine | AMiner