A novel most significant digit first CORDIC architecture is presented that is suitable for the VLSI design of systolic array processor cells for performing QR decomposition. This is based on an online CORDIC algorithm with a constant scale factor and a latency independent of the wordlength. This has been derived through the extension of previously published CORDIC algorithms. It is shown that simplifying the calculation of convergence bounds also greatly simplifies the derivation of suitable VLSI architectures. Design studies, based on a 0.35-/spl mu/ CMOS standard cell process, indicate that 20 such QR processor cells operating at rates suitable for radar beamforming can be readily accommodated on a single chip.
原文链接
分享
引用
