Power Optimized Design Framework for FPGA Clusters | AMiner