• 学术搜索
  • 科研智能体
    • Research Labs
    • AI 阅读
    • AI 文库
    • 深度研究
    • 学者亮点
  • 学术资源
    • AI2000
    • 期刊/会议
    • 学者库
    • 学术API
    • 溯源树
    • 数据集
  • 知识沉淀
    • 学术空间
订阅小程序
旧版功能
aminer vip
开通会员低至0.73元/天
一次搞定AI科研
立即登录
  • English
  • 联系方式
    专

    一种磷石膏浮-化耦合除杂增白的方法

    110583418A1
    发明人
    沈博玮, 李谋玉, 潘志权, 乐江来, 荣喜才
    受让人
    HUBEI CHANGJIANG RESOURCES RECYCLING AND EQUIPMENT INNOVATION CENTER CO LTD
    申请人
    BIOPHOS MEDICAL AB
    申请号
    00108747
    申请日
    2014-08-20
    公开(公告)号
    110583418A1
    公开(公告)日
    1992-02-04
    IPC分类号
    H01L051/20H01L027/15H05B033/12H05B033/10H05B033/14H05B033/22H01J001/62H01J063/04G02B005/23G02F001/133H01L051/50
    CPC分类号
    -
    优先权号
    150044
    优先权日
    2014-10-30
    摘要

    本发明提出一种基于神经网络的图像处理方法、系统、存储介质和电子设备,涉及神经网络技术领域,该方法包括:获取待优化特征图像的初始张量;在第一通路中,基于初始张量,卷积提取得到包含通道维度注意力权重因子的第一张量;在第二通路中,基于初始张量将空间维度变换至通道维度后,卷积提取得到包含空间注意力权重因子的第二张量;基于第一张量和第二张量得到注意力权重矩阵;基于初始张量和注意力权重矩阵,得到特征图像注意力增强后的张量。本方法解决卷积神经网络对全局信息提取能力不足的问题,能够对特征图像的张量进行像素级的通道及空间维度注意力建模,有效提高卷积神经网络对图像特征在大尺度下相关性的提取和建模能力。

    权利要求
    1. A variable inductor circuit, comprising: a first transistor and a second transistor which are connected between a power supply and a ground, with a source of the first transistor being connected to a drain of the second transistor and with a gate of the first transistor being electrically disconnected from the second transistor, the gate of the first transistor being supplied with a bias voltage; a wiring which connects a drain of the first transistor and a gate of the second transistor; a capacitor whose one terminal is connected between the source of the first transistor and the drain of the second transistor and whose other terminal is grounded; and a control circuit which adjusts an inductance value by controlling a capacitance value of the capacitor or a gate voltage of the first transistor or the second transistor.
    2. The variable inductor circuit according to claim 1 , wherein the drain of the first transistor which a signal is inputted to or outputted from is connected to the power supply or is grounded, via a signal propagation suppressor which suppresses propagation of the signal.
    3. The variable inductor circuit according to claim 2 , wherein the signal propagation suppressor is an RF choke.
    4. The variable inductor circuit according to claim 1 , wherein when the control circuit controls the gate voltage of the first transistor or the second transistor, mutual conductance of the first transistor or the second transistor changes and the inductance value is adjusted.
    5. The variable inductor circuit according to claim 1 , wherein the capacitor is a variable capacitance element and is connected between the source of the first transistor and the drain of the second transistor via another capacitor which suppresses direct-current voltage.
    6. A high frequency circuit, comprising: a first transistor which receives a signal; and a matching circuit which is connected to the first transistor, which performs impedance matching, and which includes a variable inductor circuit, the variable inductor circuit including: a second transistor and a third transistor which are connected between a power supply and a ground, with a source of the second transistor being connected to a drain of the third transistor and with a gate of the second transistor being electrically disconnected from the third transistor, the gate of the second transistor being supplied with a first bias voltage; a wiring which connects a drain of the second transistor and a gate of the third transistor; a capacitor whose one terminal is connected between the source of the second transistor and the drain of the third transistor and whose other terminal is grounded; and a control circuit which adjusts an inductance value by controlling a capacitance value of the capacitor or a gate voltage of the second transistor or the third transistor.
    7. The high frequency circuit according to claim 6 , wherein: the drain of the second transistor is connected to the power supply via a signal propagation suppressor which suppresses propagation of the signal, and is connected to the first transistor; and a second bias voltage is supplied to the first transistor by the power supply.
    说明书
    [0001]CROSS REFERENCE TO RELATED APPLICATION
    [0002]This application claims priority to and the benefit of Korea Patent Application No. 10-2004-0016139 filed on Mar. 10, 2004 in the Korean Intellectual Property Office, the entire content of which is incorporated herein by reference.
    [0003]BACKGROUND OF THE INVENTION
    [0004](a) Field of the Invention
    [0005]The present invention relates to a display device. More specifically, the present invention relates to an organic electroluminescent (EL) display, a display panel, and a driving method thereof.
    [0006](b) Description of the Related Art
    [0007]In general, an organic electroluminescent (EL) display is a display device that electrically excites a phosphorous organic compound in a plurality of organic light emitting diodes (OLEDs) to emit light. The organic EL display voltage- or current-drives N×M organic emitting cells to display images. An organic emitting cell of the organic EL display includes an anode (ITO), an organic thin film, and a cathode layer (metal). The organic thin film has a multi-layer structure including an emitting layer (EML), an electron transport layer (ETL), and an hole transport layer (HTL) for maintaining balance between electrons and holes and improving emitting efficiencies, and it further includes an electron injecting layer (EIL) and an hole injecting layer (HIL).
    [0008]Methods for driving the organic emitting cells include the passive matrix method, and the active matrix method using thin film transistors (TFTs) or MOSFETs. The passive matrix method forms cathodes and anodes to cross (or cross over) with (or perpendicular to) each other, and selects lines to drive the organic emitting cells. The active matrix method connects a TFT and a capacitor with each indium tin oxide (ITO) pixel electrode to thereby maintain a predetermined voltage according to a capacitance of the capacitor. The active matrix method can further be classified as a voltage programming method or a current programming method according to signal forms supplied for maintaining a voltage at a capacitor.
    [0009]FIG. 1 shows a conventional pixel circuit for driving an organic EL element using TFTs and representatively illustrates a pixel circuit coupled to a data line Dm and a scan line Sn from among N×M pixel circuits (or cells). As shown, a driving transistor M 1 is coupled to an organic EL element OLED to supply a current for light emission thereto. The current of the driving transistor M 1 is controlled by a data voltage applied through a switching transistor M 2 . A capacitor Cst (or a storage capacitor) for maintaining the applied voltage for a predetermined time is coupled between a source and a gate of the driving transistor M 1 . A gate of the transistor M 2 is coupled to a scan line Sn, and a source thereof is coupled to a data line Dm.
    [0010]In operation, when the transistor M 2 is turned on by a select signal applied to the gate of the transistor M 2 , a data voltage is applied to the gate of the transistor M 1 through the data line Dm, and the current flows to the organic EL element OLED through the transistor M 1 in correspondence to the data voltage applied to the gate of the transistor M 1 to thus generate light emission.
    [0011]The current flowing to the organic EL element OLED in this instance is given in Equation 1.
    [0012]I OLED = β 2 ⁢ ( Vgs - Vth ) 2 = β 2 ⁢ ( VDD - Vdata -  Vth  ) 2 Equation ⁢ ⁢ 1 where I OLED is a current flowing to the organic EL element OLED, Vgs is a voltage between the gate and the source of the transistor M 1 , Vth is a threshold voltage of the transistor M 1 , Vdata is a data voltage, and β is a constant.
    [0013]As given in Equation 1, a current corresponding to the applied data voltage (Vdata) is supplied to the organic EL element OLED, and the organic EL element OLED then emits light in correspondence to the supplied current in the pixel circuit of FIG. 1 .
    [0014]In addition, a voltage (VDD) supply line for supplying the voltage of VDD to the pixel circuit is shown in FIG. 1 as a horizontal line or a vertical line. Referring now to FIG. 2 , when multiple transistors are driven, the voltage (VDD) supply line applied to the pixel circuit can be represented as a horizontal line. In the case of FIG. 2 , loads (impedance) at the transistors are increased, a large amount of currents are spent, and a voltage drop is generated between a voltage supply point of a first transistor of an input terminal and a voltage supply point of a transistor of a last terminal. As such, the voltage of VDD applied to a right pixel circuit 20 of the voltage (VDD) supply line is lower than the voltage of VDD applied to a left pixel circuit 25 , and a long range (LR) uniformity problem is generated in FIG. 2 . The voltage drop problem of the voltage (VDD) supply line is varied depending on design conditions to which the input of the voltage (VDD) supply line is coupled.
    [0015]Also, a short range (SR) uniformity problem is generated because the amount of currents supplied to the organic EL element OLED is varied by a deviation of the threshold voltage (Vth) of a thin-film transistor (TFT) caused by non-uniformity of the manufacturing process, in addition to a brightness difference generated by a voltage drop of the above-described voltage (VDD) supply line.
    [0016]To solve the problems, FIG. 3 shows a pixel circuit for preventing non-uniformity of brightness caused by variation of the threshold voltage (Vth) at the driving transistor M 1 , and FIG. 4 shows a drive timing diagram for driving the circuit of FIG. 3 .
    [0017]It is needed in the circuit of FIGS. 3 and 4 for a data voltage for driving a driving transistor to correspond to the voltage of VDD while a control signal of a signal line AZn is at a low-level. Further, when the control signal of the signal line AZn is at a high-level and a low-level data voltage is applied to a data line Dm, the voltage between a gate and a source of a driving transistor M 1 is given in Equation 2.
    [0018]Vgs = Vth - C1 C1 + C2 ⁢ ( VDD - Vdata ) Equation ⁢ ⁢ 2 where Vth is a threshold voltage at the transistor M 1 , Vdata is a data voltage, and VDD is a power supply voltage. However, since the data voltage is divided by capacitors (or capacitances) C 1 and C 2 as is shown from Equation 2, the pixel circuit of FIG. 3 is restricted in that it must either have a high data voltage (Vdata) or a high capacitance at the capacitor C 1 to compensate for the capacitances at the capacitors C 1 and C 2 .
    [0019]SUMMARY OF THE INVENTION
    [0020]It is an aspect of the present invention to provide a display device and/or method for compensating a deviation of a threshold voltage of a driving transistor included in a pixel circuit and for representing uniform brightness.
    [0021]It is another aspect of the present invention to provide a display device and/or method for compensating a difference of a voltage drop amount between pixel circuits generated by a driving voltage line and for representing uniform brightness.
    [0022]In one embodiment of the present invention, a display device is provided. The display device includes a plurality of data lines for applying a data voltage corresponding to an image signal, a plurality of scan lines for applying a select signal, and a plurality of pixel circuits coupled to the scan lines and the data lines. At least one of the pixel circuits includes: a display element for displaying the image signal corresponding to an applied current; a first transistor including a control electrode, a first electrode coupled to a first power source, and a second electrode coupled to the display element, the first transistor outputting the applied current corresponding to a voltage between the first electrode and the control electrode; a first switch coupled between the control electrode of the first transistor and the light emission element and for receiving a first control signal; a first capacitor having a first capacitor electrode coupled to the control electrode of the first transistor and a second electrode; a second capacitor coupled between the first power source and the second capacitor electrode of the first capacitor; a second switch for coupling the second capacitor electrode of the first capacitor and a second power source in response to a second control signal; and a third switch for applying a data voltage provided by one of the data lines to the second capacitor electrode of the first capacitor in response to a first select signal provided by one of the scan lines.
    [0023]In one exemplary embodiment t of the present invention, a display panel of a light emission display includes a plurality of data lines for applying a data voltage corresponding to an image signal, a plurality of scan lines for applying a select signal, and a plurality of pixel circuits coupled to the scan lines and the data lines. At least one of the pixel circuits includes: a display element for displaying the image signal corresponding to an applied current; a transistor including a control electrode, a first electrode coupled to a first power, and a second electrode coupled to the display element, the first transistor outputting the applied current corresponding to a voltage applied between the control electrode and the first electrode to the second electrode; a first capacitor having a first capacitor electrode coupled to the control electrode of the transistor and a second capacitor electrode; and a second capacitor coupled between the first power source and the second capacitor electrode of the first capacitor. The at least one pixel circuit is operated in the order of a first interval in which the second capacitor electrode of the first capacitor is coupled to a second power source to charge the first capacitor, a second interval in which the second capacitor is charged with a data voltage provided by one of the data lines, and a third interval in which the second electrode of the transistor and the display element are coupled to display the image signal.
    [0024]In one embodiment of the present invention, a method for driving a plurality of pixel circuits in a matrix format is provided. At least one of the pixel circuits includes a light emission element for emitting light in correspondence to an applied current; a transistor being coupled between a first power source and the light emission element and outputting the applied current corresponding to a voltage applied to a gate of the transistor; a first capacitor having a first capacitor electrode coupled to the gate of the first transistor and a second capacitor electrode; and a second capacitor coupled between the first power source and the second capacitor electrode of the first capacitor. The method for driving the pixel circuits includes: (a) charging the first capacitor with a voltage of a second power source separately formed from a threshold voltage of the transistor and a voltage of the first power source; (b) charging the second capacitor with a voltage corresponding to a data voltage provided by one of the data lines; and (c) driving the transistor according to the voltages charged in the first and second capacitors.
    [0025]In one embodiment of the present invention, a pixel circuit is provided. The pixel circuit is coupled to a first scan line for applying a first signal, a second scan line for applying a second signal, and a data line for applying a data voltage and includes: a driving transistor, a display element, a first switching transistor, a compensation device, a storage capacitor, and a second switching transistor. The driving transistor includes a control electrode, a first electrode coupled to a first power source, and a second electrode and is for outputting a current corresponding to a voltage between the first electrode and the control electrode. The displaying element is coupled to the second electrode of the driving transistor and is for displaying an image corresponding to the current output from the driving transistor. The first switching transistor is coupled between the control electrode of the driving transistor and the display element. The compensation device is for electrically coupling the control electrode of the driving transistor to a second source in response to the first signal. The storage capacitor is coupled between the first power source and compensation device. The second switching transistor is for applying the data voltage to the compensation device in response to the second signal.
    [0026]BRIEF DESCRIPTION OF THE DRAWINGS The accompanying drawings, together with the specification, illustrate exemplary embodiments of the present invention, and, together with the description, serve to explain the principles of the present invention: FIG. 1 shows a conventional pixel circuit for driving an organic EL element; FIG. 2 shows a configuration diagram of a voltage supply line in a display panel of a general organic EL display; FIG. 3 shows a conventional pixel circuit; FIG. 4 shows a drive timing diagram for driving the circuit of FIG. 3 ; FIG. 5 shows a brief diagram of a light emission display according to certain exemplary embodiments of the present invention; FIG. 6 shows an equivalent circuit diagram of a pixel circuit according to a first exemplary embodiment of the present invention; FIG. 7 shows a driving waveform diagram for driving the pixel circuit shown in FIG. 6 ; FIG. 8 shows a pixel circuit according to a second exemplary embodiment of the present invention; FIG. 9 shows a pixel circuit according to a third exemplary embodiment of the present invention; and FIG. 10 shows a display panel of an organic EL display to which a pixel circuit according to the second exemplary embodiment is applied.
    [0027]DETAILED DESCRIPTION
    [0028]In the following detailed description, only certain exemplary embodiments of the present invention are shown and described, simply by way of illustration. As those skilled in the art would realize, the described embodiments may be modified in various different ways, all without departing from the spirit or scope of the present invention. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not restrictive. To clarify the present invention, certain components which are not described in the specification can be omitted, and like reference numerals indicate like components.
    [0029]FIG. 5 shows a brief diagram of a light emission display according to certain exemplary embodiments of the present invention.
    [0030]As shown, the light emission display includes an organic EL display panel 100 , a scan driver 200 , and a data driver 300 .
    [0031]The organic EL display panel 100 includes a plurality of data lines D 1 to Dm arranged in a column direction, a plurality of scan lines S 1 to Sn arranged in a row direction, and a plurality of pixel circuits 10 . The data lines D 1 to Dm apply data voltages for displaying image signals to the pixel circuits 10 , and the scan lines S 1 to Sn apply select signals to the pixel circuits 10 . Each pixel circuit 10 is formed at a pixel area defined by two adjacent data lines D 1 to Dm, and two adjacent scan lines S 1 to Sn.
    [0032]The scan driver 200 sequentially applies select signals to the scan lines S 1 to Sn, and the data driver 300 applies the data voltage for displaying image signals to the data lines D 1 to Dm.
    [0033]The scan driver 200 and/or the data driver 300 can be coupled to the display panel 100 , or can be installed, in a chip format, in a tape carrier package (TCP) coupled to the display panel 100 . The same can be coupled to the display panel 100 , and installed, in a chip format, on a flexible printed circuit (FPC) or a film coupled to the display panel 100 . Differing from this, the scan driver 200 and/or the data driver 300 can be installed on a glass substrate of the display panel 100 and can be substituted for a driving circuit formed in layers identical with that of the scan lines, the data lines, and TFTs on the glass substrate.
    [0034]FIG. 6 shows an equivalent circuit diagram of a pixel circuit according to the first exemplary embodiment of the present invention. For ease of description, FIG. 6 shows a pixel circuit coupled to the m-th data line Dm and the n-th scan line Sn. In addition, as to terminology of the scan lines, the scan line for applying the current select signal is referred to as the “current scan line,” and the scan line which has transmitted a select signal before the current select signal is transmitted is referred to as the “previous scan line.”
    [0035]As shown in FIG. 6 , the pixel circuit (e.g., the pixel circuit 10 of FIG. 5 ) according to the exemplary embodiment of the present invention includes transistors M 1 ′, M 2 ′, M 3 ′, M 4 ′ and M 5 ′, capacitors Cst and Cvth, and an organic EL element OLED.
    [0036]The transistor M 1 ′ is a driving transistor for driving the organic EL element OLED. The transistor M 1 ′ is coupled between a power source for supplying the voltage VDD and the organic EL element OLED and controls the current flowing to the organic EL element OLED through the transistor M 5 ′ according to the voltage applied to the gate of the transistor M 1 ′. The transistor M 2 ′ has a first electrode coupled to the capacitor Cvth and a second electrode coupled to an anode electrode of the organic EL element OLED through the transistor M 5 ′. The transistor M 2 ′ diode-connects the transistor M 1 ′ in response to the select signal provided by the previous scan line Sn−1.
    [0037]The gate of the transistor M 1 ′ is coupled to a first capacitor electrode A of the capacitor Cvth, and the transistor M 4 ′ is coupled in parallel between a second capacitor electrode B of the capacitor Cvth and the power source for supplying the voltage VDD. The transistor M 4 ′ supplies the voltage VDD to a second capacitor electrode B of the capacitor Cvth in response to the select signal provided by the previous scan line Sn−1.
    [0038]The transistor M 3 ′ transmits the data provided by the data line Dm to the second capacitor electrode B of the capacitor Cvth in response to the select signals provided by the current scan line Sn.
    [0039]The transistor M 5 ′ is coupled between a drain of the transistor M 1 ′ and an anode of the organic EL element OLED, and can interrupt an electrical connection of the drain of the transistor M 1 ′ and the organic EL element OLED in response to the select signals provided by the previous scan line Sn−1.
    [0040]The organic EL element OLED emits light in correspondence to the input current supplied thereto through the transistor M 5 ′. A voltage of VSS coupled to a cathode of the organic EL element OLED is lower than the voltage VDD. The voltage of VSS can include a ground voltage.
    [0041]An operation of the pixel circuit according to the first exemplary embodiment of the present invention will be described with reference to FIG. 7 .
    [0042]In the interval of T 1 , the transistor M 2 ′ is turned on and the transistor M 1 ′ is diode-connected when a low-level scan voltage is applied to the previous scan line Sn−1. Hence, the voltage between the gate and the source of the transistor M 1 ′ is varied until it reaches the threshold voltage (Vth) at the transistor M 1 ′. In this instance, the voltage applied to the gate of the transistor M 1 ′, that is, the first capacitor electrode A of the capacitor Cvth, becomes the sum voltage of the power supply voltage and the threshold voltage (VDD+Vth) since the voltage VDD is applied to the source of the transistor M 1 ′. Also, the transistor M 4 ′ is turned on, and the voltage of VDD is applied to the second capacitor electrode B of the capacitor Cvth.
    [0043]Therefore, the voltage between both electrodes of the capacitor Cvth is given in Equation 3. V Cvth =C CvthA −V CvthB =( VDD+Vth )− VDD=Vth Equation 3 where VCvth is a voltage at both electrodes of the capacitor Cvth, VCvthA is a voltage at the first capacitor electrode A of the capacitor Cvth, and VCvthB is a voltage at the second capacitor electrode B of the capacitor Cvth.
    [0044]Also, the transistor M 5 ′ has a different channel type from the transistor M 2 ′ or is doped to have a different type of major carriers from the transistor M 2 ′ or is an N-type channel. As such, the transistor M 5 ′ is turned off in the interval of T 1 to prevent the current flowing from the transistor M 1 ′ to the organic EL element OLED, and the transistor M 3 ′ is turned off since a high-level signal is applied to the current scan line Sn.
    [0045]In the interval of T 2 , the transistor M 3 ′ is turned on and the data voltage of Vdata is charged in the capacitor Cst when a low-level scan voltage is applied to the current scan line Sn. Also, the voltage which corresponds to the sum of the data voltage (Vdata) and the threshold voltage (Vth) at the transistor M 1 ′ is applied to the gate of the transistor M 1 ′ since the capacitor Cvth is charged with the voltage which corresponds to the threshold voltage (Vth) at the transistor M 1 ′.
    [0046]That is, the voltage (Vgs) between the gate and the source of the transistor M 1 ′ is given in Equation 4, and the current given in Equation 5 is supplied to the organic EL element OLED through the transistor M 1 ′.
    [0047]Vgs = ( Vdata + Vth ) - VDD Equation ⁢ ⁢ 4 I OLED = β 2 ⁢ ( Vgs - Vth ) 2 = β 2 ⁢ ( ( Vdata + Vth - VDD ) - Vth ) ) 2 = β 2 ⁢ ( VDD - Vdata ) 2 Equation ⁢ ⁢ 5 where I OLED is a current flowing to the organic EL element OLED, Vgs is a voltage between the source and the gate of the transistor M 1 ′, Vth is a threshold voltage at the transistor M 1 ′, Vdata is a data voltage, and β is a constant.
    [0048]As can be derived from Equation 5, a substantially constant or uniform current can be applied to the organic EL element OLED since the deviations of the threshold voltages of Vth are compensated by the capacitor Cvth if the threshold voltage of Vth at the transistor M 1 ′ for each pixel are different. Therefore, a non-uniform brightness problem or luminescence imbalance caused by locations of pixels is overcome.
    [0049]However, in the above described case, the voltage VDD is dropped because of the internal resistance of the voltage (VDD) supply line when the current flows to the driving transistor M 1 ′ when programming the data voltage. In this instance, the dropped voltage is in proportion to the current flowing from the voltage (VDD) supply line. Accordingly, a non-uniformity in the brightness of the organic EL element OLED may result because when the same data voltage (Vdata) is applied, different voltages (Vgs) may be applied to the driving transistor M 1 ′, and different currents (I OLED ) may flow to the organic EL element (OLED) as can be derived from Equation 5.
    [0050]FIG. 8 shows a pixel circuit according to the second exemplary embodiment of the present invention. The second exemplary embodiment includes a compensation device 80 that includes the transistor M 4 ″ and the capacitor Cvth.
    [0051]As shown, the pixel circuit according to the second exemplary embodiment differs from the pixel circuit according to the first exemplary embodiment by applying a compensation voltage (Vsus) to the source of the transistor M 4 ″. An operation of the pixel circuit shown in FIG. 8 will be described.
    [0052]In a first interval (e.g., the interval T 1 of FIG. 1 ), when a low-level voltage is applied to the previous scan line Sn−1, the transistor M 1 ′ is diode-connected, and the voltage between the gate and the source of the transistor M 1 ′ is varied until it reaches the threshold voltage (Vth) at the transistor M 1 ′. Hence, the voltage which corresponds to the sum of the voltage VDD and the threshold voltage (Vth) at the transistor M 1 ′ is applied to the gate of the transistor M 1 ′, that is, the first capacitor electrode A of the capacitor Cvth.
    [0053]Also, when the transistor M 4 ″ is turned on, the compensation voltage (Vsus) is applied to the second capacitor electrode B of the capacitor Cvth, and the voltage given in Equation 6 is charged in the capacitor Cvth. V Cvth =( VDD+Vth )− Vsus Equation 6
    [0054]In the first interval, the transistors M 3 ′ and M 5 ′ are maintained at an off or interruption state.
    [0055]In a second interval (e.g., the interval T 2 of FIG. 1 ), a low-level voltage is applied to the current scan line Sn, and the transistor M 3 ′ is turned on. Therefore, the data voltage (Vdata) is charged in the capacitor Cst, and the voltage between the gate and the source of the transistor M 1 ′ is given in Equation 7 since the capacitor Cvth is charged with the voltage given in Equation 6. Vgs =( Vdata +( VDD+Vth−Vsus ))− VDD=Vdata+Vth−Vsus| Equation 7
    [0056]Accordingly, the current flowing to the organic EL element is given in Equation 8.
    [0057]I OLED = β 2 ⁢ ( Vgs - Vth ) 2 = β 2 ⁢ ( ( Vdata + Vth - Vsus ) - Vth ) 2 = β 2 ⁢ ( Vdata - Vsus ) 2 Equation ⁢ ⁢ 8
    [0058]As can be derived from Equation 8, the current flowing to the organic EL element of the second exemplary embodiment is not influenced by the voltage VDD, and the brightness deviation caused by the voltage drop in the voltage (VDD) supply line is compensated.
    [0059]In the pixel circuit according to the second exemplary embodiment of the present invention, no voltage drop problem caused by a current leakage is generated since the compensation voltage Vsus forms no current path differing from the power supply voltage VDD. Therefore, substantially the same compensation voltage Vsus can be applied to the pixel circuits, and a uniform current corresponding to the data voltage (Vdata) can flow to the organic EL element OLED.
    [0060]Further, as can be derived from Equation 7 in the second exemplary embodiment, an absolute value of a value obtained by subtracting the compensation voltage Vsus from the sum of the data voltage (Vdata) and the threshold voltage (Vth) at the transistor M 1 ′ can be established to be greater than an absolute value of the threshold voltage (Vth) at the transistor M 1 ′. As such, a voltage having the same level as that of the voltage VDD can be used for the compensation voltage Vsus.
    [0061]Referring to FIG. 8 , P-type transistors are used for the transistors M 2 ′, M 3 ′, M 4 ″ and an N-type transistor is used for the M 5 ′ transistor but the transistor types of the present invention are not limited to those shown. The transistors can be realized by any switches for on and off switching in response to control signals. Also, it is shown for the transistors M 1 ′, M 2 ′, M 3 ′, M 4 ″ and M 5 ′ to include TFTs which respectively have a gate electrode, a drain electrode, and a source electrode formed on a glass substrate of the display panel (e.g., the display panel 100 of FIG. 5 ) as a control electrode and two other electrodes, but the transistors are not limited to TFTs. The transistors can be realized by any transistors, each having a first electrode, a second electrode, and a third electrode, and outputting an output corresponding to a signal applied to the first and second electrodes to the third electrodes. Of course, those skilled in the art would recognize that the voltage polarities and levels may be different when other transistors are used.
    [0062]FIG. 9 shows a pixel circuit according to the third exemplary embodiment of the present invention. The third exemplary embodiment includes a compensation device 90 that includes the transistor M 4 ″ and the capacitor Cvth.
    [0063]The pixel circuit of FIG. 9 differs from the pixel circuit according to the second exemplary embodiment by controlling the transistor M 5 ″ by using a separate signal line En.
    [0064]As shown, an N-type transistor is used for the transistor M 5 ″ for exemplary purposes, and the present invention is not thereby limited. The transistor M 5 ″ controls a light emission period of the pixel circuit of FIG. 9 independent from a select period of the previous scan line Sn−1 by the use of the separate signal line En to control the transistor M 5 ″.
    [0065]In general, according to the foregoing, FIG. 10 shows a panel (e.g., the panel 100 of FIG. 5 ) to which the pixel circuit according to the second exemplary embodiment is applied.
    [0066]As shown, multiple pixel circuits are coupled to the voltage (VDD) supply line. A parasitic component is provided on the voltage (VDD) supply line on the display panel (e.g., the panel 100 of FIG. 5 ), and the voltage is dropped by the parasitic component. However, the non-uniform brightness phenomenon on the display panel caused by the voltage drop of the voltage (VDD) supply line is substantially eliminated because the current flowing to the organic EL element OLED is not influenced by the voltage VDD (and/or compensated by the voltage Vsus) according to the present invention.
    [0067]While this invention has been described in connection with certain exemplary embodiments, it is to be understood that the invention is not limited to the disclosed embodiments, but, on the contrary, is intended to cover various modifications included within the spirit and scope of the appended claims and equivalents thereof.
    同族专利
    暂无同族专利