A 5-Ghz Mesh Interconnect For A Teraflops Processor

IEEE MICRO(2007)

引用 440|浏览1
暂无评分
摘要
A multicore processor in 65-nm technology with 80 single-precision, floating point cores delivers performance in excess of a teraflops while consuming less than 100 w. A 2d on-die mesh interconnection network operating at 5 ghz provides the high-performance communication fabric to connect the cores. The network delivers a bisection bandwidth of 2.56 terabits per second and a per hop fall-through latency of 1 nanosecond.
更多
查看译文
关键词
CMOS digital integrated circuits,crossbar,interconnection fabric,mesh,network on chip,router
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要