On-chip Communication Buffer Architecture Optimization Considering Bus Width
Embedded Multicore Socs（2012）
摘要
This paper studies the on-chip communication buffer optimization method for design space exploration, considering bus width. For embedded multicore system-on-a-chip (MCSoC), there usually are many buses on the system to handle a vast amount of data communications between several processing cores. Therefore, buffer architecture optimization has become one of the most important topics in this area as a parameter for communication architecture. This paper proposes an SRAM optimization method to construct buffer architecture candidates through architecture exploration. Moreover, the design quality of each system architecture candidate is evaluated. The experiment of the proposed method is applied to a JPEG encoder system. The result shows that the proposed exploration method can explore a variety of buffer architecture with trade-off between transfer time and area. Moreover, the result shows that buffer architecture optimization through exploration with pruning can reduce the computation time by approximately 94%.
更多查看译文
关键词
architecture exploration,sram optimization method,optimization,image coding,buffer architecturewith trade-off,on-chip communication buffer architecture optimization,multicore system-on-a-chip,communication architecture,buffer storage,system architecture candidate,sram chips,bus width,proposed exploration method,mcsoc,jpeg encoder system,design space exploration,system-on-chip,system buses,on-chip communication buffer architecture,multiprocessing systems,buffer architecture candidates,buffer architecture optimization,interconnection architectures,buffer architecture candidate,on-chip communication buffer optimization,multiprocessor systems,multicore processing,system on chip,system on a chip
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要