Design of 25-nm SALVO PMOS devices

IEEE Electron Device Letters(2000)

引用 14|浏览10
暂无评分
摘要
The concept and preliminary designs of novel self-aligned local-channel V-gate by optical lithography (SALVO) devices are presented. SALVO uses optimized local-channel doping to sharpen the lateral junctions, in order to minimize short channel effect for gate lengths down to 25 nm. In addition, it utilizes the replacement-gate design with inner spacers to Facilitate integration of alternative gate stack materials and to extend the application of optical lithography. SALVO PMOS designs with both metal gate and poly-metal gate electrodes were studied, the latter proving capable of delivering high performance 25 nm PMOS with currently manufacturable professes.
更多
查看译文
关键词
CMOS integrated circuits,MOSFET,doping profiles,ion implantation,nanotechnology,photolithography,rapid thermal annealing,25 nm,RTA,SALVO PMOS devices,channel implant partitioning,gate length,gate stack materials,lateral junctions,metal gate electrodes,optimized local-channel doping,poly-metal gate electrodes,polysilicon gate,replacement-gate design,self-aligned local-channel V-gate by optical lithography,short channel effect minimization
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要